High Fault Coverage Built-In Self-Test for 3 Generation Mobile Phone User

نویسندگان

  • John Sunwoo
  • Vishwani D. Agrawal
چکیده

On-chip Built-In Self-Test (BIST) based implementation on RF devices especially on cellular mobile phone has been proposed. In this approach, high-level functional test can be done with one complete test path. Central baseband processor roles as Test Pattern Generator (TPG) as well as Output Response Analyzer so that it can generate test patterns through the complete path over the transceiver components and read the output back. In order to compensate the fact that a component level diagnosis is impossible with functional test if there are multiple components cascaded, we adopted the solution from one of the recent study which utilized embedded sensors to observe the each component behavior. Finally combining it with the functional test through the transceiver path brings a high fault coverage rate as well as an efficient test strategy for the mobile phone user.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Look up Table Based Low Power Analog Circuit Testing

In this paper, a method of low power analog testing is proposed. In spite of having Oscillation Based Built in Self-Test methodology (OBIST), a look up table based (LUT) low power testing approach has been proposed to find out the faulty circuit and also to sort out the particular fault location in the circuit. In this paper an operational amplifier, which is the basic building block in the ana...

متن کامل

Performance of Generic and Recursive Pseudo Exhaustive Two-Pattern Generator

The main objective of this research is to design a Built-in self-test (BIST) technique based on pseudo-exhaustive testing. Two pattern test generator is used to provide high fault coverage. To provides fault coverage of detectable combinational faults with minimum number of test patterns than the conventional exhaustive test pattern generation, increases the speed of BIST and may posses minimum...

متن کامل

Low Power Bist Implementation of Test Pattern Generation Based on Accumulator

The hardware overhead and fault coverage of a circuit is an important problem in integrated circuits and systems. To overcome this problem pseudorandom built-in-self-test (BIST) generators have been widely utilized to test integrated circuits and systems. A Pseudorandom pattern generator (PRPG) is used for generating test patterns (TPG). A weighted Pseudorandom built-in-self-test (BIST) schemes...

متن کامل

RSIC Generation: A Solution for Logic BIST

High defect coverage requires good coverage of different fault types. In this paper, we present a comprehensive test vector generation technique for BIST, called Random Single Input Change (RSIC) generation, that can be used to generate tests for many arbitrary misbehaviors that can occur in digital systems, thus providing a single on-chip test generation solution. By proving the effectiveness ...

متن کامل

Random Adjacent Sequences: An Efficient Solution for Logic BIST

High defect coverage requires good coverage of different fault types. In this paper, we present a comprehensive test vector generation technique for BIST, called Random Single Input Change (RSIC) generation, that can be used to generate tests for many arbitrary misbehaviors that can occur in digital systems, thus providing a single on-chip test generation solution. By proving the effectiveness ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004